Founding Engineer - Physical Design

这个职位适合你吗？

创建简历，即可看到你与这个职位——以及其他所有职位——的匹配度。

在手机上跟进您的申请 Whileresume 免费应用，支持 iPhone 和 Android。

职位介绍

As a Founding Engineer - Physical Design, you will own critical RTL-to-GDSII steps (floorplanning, power planning, placement, CTS, routing) and drive signoff and timing closure across corners. You will lead top-level integration across hierarchical blocks, optimize power integrity and SI/PI interactions, and automate EDA flows with Tcl, Python, and Nix. You will troubleshoot congestion, crosstalk, and routing-driven timing, while collaborating across hardware and software teams to deliver tapeouts on advanced nodes (≤7nm). A strong background in VLSI, mixed-signal/digital IC design, and signoff fundamentals (STA, DRC/LVS/antenna/erc) is required, along with experience in industry tools (Innovus/ICC2, PrimeTime, StarRC/Quantus, Calibre, OpenROAD) and constraint/methodology work (SDC, MMMC, clocking strategies). This is an on-site role; expect a fast-paced, high-impact environment shaping the future of AI compute.

查看完整职位

工作职责、任职要求、技能与福利 — 免费创建账号即可查看。

或

已有账户？

您可能也感兴趣的职位

暂无高度相似的职位 — 以下是最新职位。

? AI Trainer – Poole Poole ? Content and Copy Writer – Bournemouth Bournemouth ? Marketing Content Writer ? Content Writer – Monks Risborough Monks Risborough ? Content Writer – Maidenhead Maidenhead ? Content Writer and Reviewer – Norwich Norwich